																١			
						Appendix B	ndi	m ×							,				
	40-cell Bit Patterns and	3it P.	atte	rns		i ii	l gi	or S	SR(Timing for SSR(Read/Buck/Boost)	d/Bu	ĊΚ/Ε	8 8	1					
V	i.					P2 E	3it Pa	Bit Pattern	- -	Modules	~ ⊗	2				\vdash	P2 Hex	, ; ; v	Ę
Action	a	15	14	13	12	E	9	6	8	9 /	5	4	<u></u>	2	=	0	Code	Acilor	<u> </u>
Read			<u> </u>	T	Г	_	-	_	_	L					-				
Zero all outputs		0	0	0	Ó	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms					_		\vdash						-	-				
Select cell 1		1	1	0	+	0	0	0	0	1 1	0	-	0	0	0	0	0p0p		
Settle SSR's	5 ms																		
Read cell 1					-														
Zero all outputs		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	00	00 00		
Settle after turn off	1ms				H		H							П					
Select cell 2		1	1	-	0	0	0	0	1	1 1	1	0	0	0	0	1	e1e1		
Settle SSR's	2 ms												-						
Read cell 2													Н	_	H				
Zero all outputs		0	0	0	0	0	0	0) 0	0 0	0	0	0	0	0	00	00 00		
Settle after turn off	1ms						_						·						
Select cell 3		1	1	0	-	0	0	1	. 0	1 1	0	1	0	0	1	0	d2d2		
Settle SSR's	5 ms	,																	
Read cell 3								Щ		Ц			Н						
Zero all outputs		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	00	00 00 0		
Settle after turn off	1ms				_														
Select cell 4		1	-	1	0	0	0	1	1	1 1	1	0	0	0	1	1	e3e3		
Settle SSR's	5 ms					-	L	L						-					
Read cell 4							L-		_			_		-					
Zero all outputs		0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	00	00 00		
Settle after turn off	1ms		+			+	\dashv						\dashv	1	\dashv	\dashv			
		-	Ŧ	0	=	0	-	0	0		0	-	0	-	0	0	d4d4		
Settle SSR's	5 ms						Н	\vdash								Г			

7	40-cell Bit Patterns and	it P.	atte.	rns	and		ing	for	SSR	(Re	ad/E	liming for SSR(Read/Buck/Boost)	/Boc	ost)					
Action	Time					P2		P2 Bit Pattern	• -	팋		7		ŀ				Action	Time
		CI.	4	5	7.7	F	2	S)	Σ	╬	٥	5	3	7		٥	anon		
Read cell 5			†	7	7	†	+	+	+	+						┙			
Zero all outputs		5	키	키	키	키	허	9	5	ᆰ	5	5	0	2	2	2	00 00		
Settle after turn off	1ms		\dashv	7		7	_		-	\dashv	_								
Select cell 6			-	+	0	0	-	0	-	1	1	1 0	0		0	_	e5e5		
Settle SSR's	5 ms							-	_	L	_								
Read cell 6							\vdash	_	_	_	_	_							
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms						\vdash	-	_		_								
Select cell 7		F	1	0	1	0	1	1	0	1	1	0 1	0	1		0	9p9p		
Settle SSR's	5ms							_										•	
Read cell 7										_									
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0 0	0 (0	0	0	00 00		
Settle after turn off	1ms						-	-	_	_									
Select cell 8		+	1	-	0	0	1	1	1	1	1	1 0	0	1	1	1	2 929		
Settle SSR's	5ms		П	П		\exists	Н	H	\dashv	\dashv		Ц				Ш			
Read cell 8				┫				\dashv	\dashv	\dashv	_	_							
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	00 00		
Settle after turn off	1ms			H			H	H		dash	$ \cdot $					Ц			
Select cell 9		-	-	0	-	-	0	0	0	_	-	0		0	0	0	d8d8		
Settle SSR's	5ms								_	_	_	_							
Read cell 9						\exists	\exists	\dashv	\dashv	\dashv	_								
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0		0	0	00 00		<u>.</u>
Settle after turn off	1ms						\dashv			-	-								
		=	=	ᅱ	0	-	0	0	-	-	· 	<u> </u>	_		0	_	696 9		
Settle SSR's	5 ms								_	_	\dashv								
Read cell 10			П				Н	•		Н									
Bucking		-	-	-	•	-		-	L	\dashv									
		이	히	이	0	히	0	0	0	0	0	0	0	0	0	0	00 00		
urn off	1ms		\neg	\dashv		7	\dashv	-	-	_		_]		_]			
		-	0	0	-	0	ᅴ	ᅴ	0	-	0	0	0	0	9	0	0606		
Settle SSR's	5 ms		\dashv	7		\dashv	\dashv	-	_	-	_	_		_		[
Read cell 1		\dashv	\dashv	\dashv	┫	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	_	_			\Box			

7	40-cell Bit Patterns and	sit Pa	tter	us (and	Him Him	ing	for (SSR	Timing for SSR(Read/Buck/Boost)	id/B	L CK	/Box	ost)					
, i+0 V	ال الس					P2	3it P	Bit Pattern	ŀ	Modules	-	& 2					P2 Hex	A	
Action	A	15	14	13	12	1	10	6	8	7 6	9	5 4	3	2	_	0	Code	Action	e IIIIe
Zero all outputs		0	0	0	0	0	0	0	0) 0	0	0 0	0 (0	0	0	00 00	,	
Settle after turn off	1ms		H	\vdash	H	Н		Щ			Ш								
Select cell 2		_	0	-	0	0	0	0	+	1	0 1	0	0	0	0	1	a1a1		
Settle SSR's	2 ms			\vdash	H												-		
Read cell 2						-			L										
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms				\vdash	-	L	-				L							
Select cell 3		1	0	0	F	0	0	F	0	<u> </u>	0	0	0	0	1	0	9292		
Settle SSR's	5 ms		Н			H	\vdash												
Read cell 3											Ц	<u> </u>							
Zero all outputs		0	0	0	0	0	0	0	0) 0) 	0 0	0 (0	0	0	00 00		
Settle after turn off	1ms																		
Select cell 4		1	0	1	0	0	0	1	1	1	10	1 0	0	0	1	١ا	a3a3 ·		
Settle SSR's	5 ms																	-	
Read cell 4						-													
Zero all outputs		0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	00 00		
Settle after turn off	1ms					Н													
Select cell 5		1	0	0	·	0	1	0	0	1 C	0 0	1	0		0	0	9494		
Settle SSR's	5 ms					\vdash		Н											
Read cell 5			H				Н	Н		Щ								,	
Zero all outputs		0	0	0	0	0	0	0	0	၁ ၀	0 0	0 (0 (0	0	0	00 00		
Settle after turn off	1ms			\vdash	Н	Щ	Н			Ц	Ш								
Select cell 6			0	-	0	0	-	0	1	1 0	1	0	0	-	0	1	a5a5		
Settle SSR's	5 ms																		
Read cell 6		•					\dashv												
Zero all outputs		0	0	0	0	0	0	0	0) [0	0 0	0 (0	0	0	0	00 00		
Settle after turn off	1ms						\vdash	Н											
Select cell 7		1	0	0	-	0	-	-	0	1 (0	0 1	0	1	-	0	9696		
S	5ms			\vdash	\dashv		Н	Н	_	Ц	Ш	Ц							
Read cell 7			\dashv	-	1	\dashv	\dashv	\dashv											
		0	히	0	0	0	0	0	0	0	0		0	0	0	0	00 00		
Settle after turn off	1ms		\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	Н			Щ						

,	40-cell Bit Patterns and	it Pa	tte	rns	and	L	 	for	liming for SSR(Read/Buck/Boost)	(Re	ad/I	3uc	k/Bo	ost					
40;t0V						P2		Bit Pattern	١.	Modules	les 1	& 2	-				P2 Hex	A CHO A	7.500
ACHOLI	allii i	15	14	13	12	1	5	6	8	7	9	5	4	3	2	Ĺ	O Code	ACTION	ALL I
Select cell 8		-	0	1	0	0	+	Ţ	1	-	0	1	0	0	<u> </u>	-	a7a7		
Settle SSR's	5ms		Н		П	П	Н	H	Н	\vdash	H	H	Н	Н	Н	Ц			
Read cell 8	,		Н							Щ	\vdash	H							
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms							-		-				L					
Select cell 9		-	0	0	F	F	0	0	0	-	0	0	H	1	0	0	0 9898		
Settle SSR's	5ms	 	\vdash				\vdash		_		L	<u> </u>	L	lacksquare	$ldsymbol{ldsymbol{eta}}$	L			
Read cell 9									_	\vdash	\vdash	<u> </u>	_			L			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms					\vdash	\vdash			H	H			L	L	_			
Select cell 10		1	0	F	0	1	0	0	F	1	0	1	0	1	0	0	1 a9a9		
Settle SSR's	5 ms		H	П			H	H		Н	\vdash	Н							
Read cell 10				П			П	Н	Н	\vdash		\sqcup		Ш					
Boosting		•	•	•	•	•	•		ļ	-	\dashv								
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms		\dashv					\dashv		\dashv		-	4			_			
Select cell 1		0	1	0	-	0	0	0	0	0	1	0	1	0	0	0	0 2020		
Settle SSR's	5 ms		H					Н	H	Н						Щ			
Read cell 1			-								-				_			-	
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms								_			\blacksquare	Н						
Select cell 2		0	-	-	0	0	0	0	=	0	-	1	0	0	0	0	1 6161		
Settle SSR's	5 ms		\dashv	\Box			\exists	\dashv	\dashv	\dashv		\sqcup		-					
Read cell 2		•					\exists	\Box		\vdash		\dashv	_	Ц					
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms		\dashv				\dashv		_	\dashv	-	4		_					
Select cell 3		0	-	0	-	0	0	-	0	0	-	0	1	0	0	1	0 5252		
Settle SSR's	5 ms											\dashv	_						
Read cell 3			-						\dashv	·	-	\sqcup		Ц		\Box			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms		7		\dashv	7	ᅥ	\dashv	\dashv	\dashv	\dashv	_		İ	_	_	-		
Select cell 4		히	ᅱ	-	o	ᅙ	히	-	=	$\frac{1}{2}$	=	=			9		6363		

	40-cell Bit Patterns and T	i≓ F	atte	rns	and		ing	وً <u> </u>	iming for SSR(Read/Buck/Boost)	(Rea	Id/B	uck	/Boc	ost)					
Action	Time					P2	Bit P.	P2 Bit Pattern	·	Modules	 -	82					P2 Hex	Action	Time
). -	15	14	13	12	11	10	6	8	7 (6 5	5 4	3	2		0	Code	TO TO	2
Settle SSR's	5 ms							Н											
Read cell 4		П						\vdash											
Zero all outputs		0	0	0	0	0	0	0	0	0	0 0	0 (0	0	0	0	00 00		
Settle after turn off	1ms	П	П																
Select cell 5		0	F	0	1	0	1	0	0	1	1 0	1	0	_	0	0	5454		
Settle SSR's	5 ms	П	П	П	Н	\vdash	H		L	_									
Read cell 5		-		\vdash	-		-	_											
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms	_	Г						_										
Select cell 6		0	1	-	0	0	1	0	-	. 0	1 1	0	0	1	0	1	6565		
Settle SSR's	5 ms	\vdash					_	\vdash			L								
Read cell 6																			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms		П	П	Н	H		_	Ц			L							
Select cell 7		0	-	0	-	0	-	-	0	0	0	1	0	1		0	5656		
Settle SSR's	5ms					\dashv													
Read cell 7																			
Zero all outputs		0	0	0	0	0	0	0	0	0	0 0	0 (0	0	0	0	00 00		
Settle after turn off	1ms		\dashv					_											
Select cell 8		0	-	-	0	0	-	-	1	0	1 1	0	0	1	1	1	6767		
S	5ms				\exists			_											
Read cell 8																			
Zero all outputs		0	ᅙ	0	0	0	0	0	0	0	0 0	0	0	0	0	0	00 00		
Settle after turn off	1ms					\dashv	\dashv					,							
Select cell 9		0	Ŧ	0	-	-	0	0	0	0	1 0	1	1	0	0	0	5858		
Settle SSR's	5ms	7					\dashv											-	
Read cell 9		1		_				\dashv	-										
Zero all outputs		0	0	0	0	0	0	0	0	0	0		0	0		0	00 00		
Settle after turn off	1ms					\dashv	\dashv	-	_	_	_								
)		9	ᅱ	=	0	ᅱ	0	0	-	0	<u>-</u>	0	_				6969		
	5 ms	\dashv	1	7	7	\dashv	-	-	_	.				_					
Read cell 10		\dashv	\dashv		\dashv	\dashv	\dashv	-	-	\dashv	\perp	\Box							

	_	_	_		-	,						 				 				 	 	
	P8 Hex	Code	00		용			8	,	6]		00		q5		00		63		00	d4	
		0	0		이			ণ	7	ᄅ		0		0		0		-		0	0	
	e 4	-	0		ণ	1	7	이	7	키		 0		-		0	1	=		0	0	\exists
	Module	2	0	П	ণ		1	이	7	키	\dashv	0		이		0	1	0	٦	0	-	ヿ
	•	3	0		ণ		7	이	7	키	1	0		힉		0	1	0		0	0	\exists
	P8 Bit Pattern	4	0		F		1	9	4	키		0		-		0		0		0	-	ᅦ
	it Pa	2	0		이			힉	1	7	7	0		이		0		_		0	 0	ヿ
	P8 E	9	0		-			이	1	寸	\exists	0		ᅱ	7	0	\exists	-		0	-	\exists
-'		7	0		=	7	7	히	1	=		이		ᅱ		0		-		0	-	\exists
7 & 8	L	D = =																				
Additional Bit Patterns for Ports 7 & 8	A ction																					
Patterns	P7 Hex	Code	00		පි			8		Б		00		q5		00		e3		00	d4	
Bit		0	0		ী			ा	7		Ì	0		0		0		\exists		0	0	
nal	le 3	1	0		0			0	٩	গ		0		司		0		-		0	0	
litio	Module	2	0		0			0	(5		0		0		0		미		0	-	
Adc	Ŀ	3	0		ा			०	(2		0		0		0		0		0	0	
	P7 Bit Pattern	4	0					0	ľ	P		0		-		0		0		0	-	
	Bit P	5	0	·	0			0	7			0		0		0		$\overline{}$		0	0	
	P7 [9	0					0				0	\prod	Ŧ	7	0		=		0	-	
		7	0					0	1			0				0				0		
							•															

	P8 Hex	Code		8	e5		00	ع	3		8	e7			8	8		00		69			00	5	06
	H	0	۲	 	-	\vdash	0	-	+		╛	-	\dashv	+	 	-	H	-	+	-	+	+	爿	-	-
	4	_	H	╬	6	\vdash	-	+	+		╬	+	\dashv	-	ᆉ	-	H		+			┨	ᆉ	-	╗┤┼
	Module	2	H	-	-		-	 	-	- ,	↲	-	\dashv	-	 	0	H	-	+		+	┨	哥	- -	-
		3	Н,	╗┤╴	0			-	,		↲	0	\dashv	4	+	+	H	-	-		+	┨	哥	-	_
	ļ.	4		5	0	\dashv			+-		╬	0	4		<u> </u>	-	\sqcup	-	L	0	_	-	ᆉ		++
	P8 Bit Pattern	5		5	-			_	, -	H	-	1				-	Н	- -	1_		-	┨	ᆉ	-	
•	iği M	9		-	1			+	Ļ		0	+				+	\square					┨	-		
		7		5	1		0		$oxed{\bot}$	Ш	<u> </u>	1		\perp	<u> </u>		Ц	-			4-	┨	 	\perp	1
	Ц		Ц	1		Ц	Щ	<u> </u>	$oldsymbol{oldsymbol{\perp}}$		4	<u> </u>	Ц	_	\downarrow		Ц			Ц	\bot	┞	\dashv		$\bot\!\!\!\!\!\bot$
7 & 8	Time	2								-			,												
for Ports	Action									e e															
Additional Bit Patterns for Ports 7 & 8	P7 Hex	Code	0	8	e5		00	4	3		8	e7			8	88		S	3	69			00	6	OS.
3it F	П	0	ď	┑	F	Ħ	0		1	1	히	-			이	0	П	0	1	-		1		9	2
l le	63	-	. (=	0		0	-	+		하	-		1	히	0		10	·	0		1	히	7	1
itior	- Module	2	H	┑	-	\Box	0	+	1	Ħ	寸	+		1	न	0	H	6	1	0	\top	1	힉	4	3
\ddi		3	H	╗	0	\Box	0	10	1		寸	0	\dashv	1	하	+	H		1	-	\top	1	히	+	1
	tern	4	H	5 .	0	\vdash	0	+	†		न	0	\forall	1	ᅡ	+-	H	c	,	0	T	1	히	+	-
	t Pat	2	H	╛	F	H	0	-	+		╛	-	\dashv	- 	ᅡ	+	H	-	+		+	1	하	-	+
	P7 Bit Patter	9	 	╗	-	$\vdash \vdash$	6	+	+		╡	+	\dashv		╛	+-	H	-	,	-	+	1	히	+	╛┼
	["	7	H	╅	-	\forall	0	+	+	++	+	-	\dashv	+	ᆉ	-	\vdash	-	+	-	+	\dagger	히	+	++
I .	Ш	J	Щ			Ш				Ш		لــــــــــــــــــــــــــــــــــــــ	Ш						上	Щ	_L_	J			$\bot \bot$

P7 Bit Pattern - Module 3 P7 Hex Action Time P8 Bit Pattern - Module 4	1			Ä	dit	Ö	a E	3it F	atterns	Additional Bit Patterns for Ports 7 & 8	7 & 8									
1 2 1 0 Code Code	Bit		atte	اءا		duk			P7 Hex	Action	E E		P8 [3it P	atterr		Modu			P8 Hex
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		l W		Ц	3	2	=	0	Code	ACIIOII	a = -	7	9	5	4	3	2	1	0	Code
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						0	0	0	00			0	0	0	0	0	0	0	0	00
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		-			-	0	0	-	a1			1	0	-	0	0	0	0	_	ta 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ш		Ц	\sqcup	H	\forall		П								П	П			
1 0 0 1 0 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0				+		0	00			0	0	. 0	0	0	0	0	0	00
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	_	0			-	10	 -	0	92			1	0	0	-	0	0	7	0	92
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Ц	\sqcup	H	H	H	П												
0 0 0 0 1 1 a3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						6		0	00			0	0	0	0	0	0	0	0	00
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		_	\perp		- -	-	1-	T-	a3			-	0	T	0	0	0			a3
0 0	_	\prod	Ц		H	H	$ \cdot $													
1 0 1 0 0 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0	_1.1					0	00			0	0	0	0	0	0	0	0	00
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		0				++			94			-	0	0		0	7-1	0	O	94
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	o		\perp	4	+	+	\dagger													
0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0		0				6	0	0	00			0	0	0	0	0	0	0	0	8
0 0		1	$oldsymbol{ol}}}}}}}}}}}}}}}}}}$			+	6	-	a5			1	0	-	0	0	-	0	-	a5
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	_				\dashv	\dashv	\forall	\forall												
1 0 1 1 0 96 1 0 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0		0	$\perp \perp$			 		0	00			0	0	0	0	0	0	0	0	00
		0			\parallel	+	┢	0	96			1	0	0	-	0	-	-	0	96
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				\sqcup	\dashv	\dashv	\dashv													
		0					0	0	00			0	0	. 0	0	0	. 0	0	0	00
	_			Ц	\dashv	ert	H							П			П			

	P8 Hex	Code	a7		00		86		00	00	an			00		20		5	8	61			00		52			8	63
		0	F		0	1	5		0	1	1	T		0	寸	0	1	4	1	-	П		0	┪	0		٦	히	
	9 4	1	F	_	0	,	╕		0	- -	7	\dagger		히	1	이	1	7	1	0	Ħ	٦	0	7	ᅱ	7		히	뒴
	Module	2	F		0	1	키		0	1	7	╁		힉	1	히	1	1	寸	10	H	┪	9	\dashv	이		\dashv	히	a
	Σ.	3	0	\top	0	1	=	\top	0	╅	+	T		히	1	히	\dagger	1	寸	0		\exists	0	•	0		7	히	
	tern	4	0	+	0	7	7	╫	0	1	1	 		히		ᅱ	\dagger	1	1	0	H		0	1	ᅱ		7	히	
•	it Paí	5	F		0	(5	\dagger	0	+	+	\dagger	ļ.	히		허	-	1	寸	=	H	\dashv	0	_	이	7	\dashv	허	+
	P8 Bit Pattern	9	0		0	-	寸	\dagger	0		十	\dagger		ᅙ	_	=	\dagger	c	╅	-	H		0		ᅱ	1	\dashv	허	+
		7	F		0	-	+	╁	이	+	+	\dagger		히	+	허	\dagger	1	十	0	\vdash	-	0	7	히	7	\dashv	하	
Additional Bit Patterns for Ports 7 & 8	Action Time																				·								
atterns	P7 Hex	Code	a7		00		88		00	00	an			00		20		.	3	61			00		52			8	63
Bit		0	-		٥	1	٦		0	1	1	1	·	0		히	\top	1	7	-	П	7	0		0		┪	<u> </u>	T
la c	e 3	1	F		ি	1	키		0	1	7		1	ᅙ	1	힉	1		7	0			0	T	듸		1	ল	_
iţi Ģ	Module	2	〒		힉	7	키		9	C	1	T	١.	힉	1	히	\top	c	1	0			0		0		1	이	0
Add	•	3	0		P	1	十		0	Ŧ		T		ী	1	이	\top	10	1	0			0	1	히	\exists	1	<u> </u>	0
	ttern	4	0		0	1			0	C	7			ᅙ	1	-	\top	c	1	0		٦	0		=	1	┪	0	.0
	P7 Bit Patter	5	-	1	P	7	1			Ŧ	†			0	1	히	\dagger		1	1		1	0	7	히	\dashv	\dashv	न	-
<u> </u>	P7 E	9	0	+	न	7	카		P	1	1			힉	7	-	\top	1	1	T			0	1	=	\dashv	\dashv	0	+
		7	-		0				0	T		<u> </u>		0		0				0			0		0			0	0

	T			ТТ		TT		$\neg \neg$				ТТ	1			TT	$\neg au$	T		1
	P8 Hex	Code		8	54		00	65	00	56		8	67		8	28	ŧ	00	69	
		0	Ħ	0	10	\Box	0	-		0	\dagger	0	-	\Box	히	0	\top		-	1
	4	F	\vdash		70	11	0	0		+	+	0	 - 	$\dagger \dagger$	寸	0	1	0	0	
	Inpo	2		0	+	\Box	0	╁┼		1-	+		-	$\dagger \dagger$	ᆉ	0	+	0	6	
	- Module 4	3	+			+	0	0		0	+	0	0	H	╛	+	+		+	}
	tern	4	\vdash	0	+	H	0	0		1-1	+	0	0	+	 	一	十		-	
	Pat	5	\vdash	0	+	+	0	+			+		-	H	 	0		0	+	
	P8 Bit Pattern	9	+		+	H	0	+-		-	+		+	+	+	╁	+	0	┿	·
		7	\vdash	6	+-	+		101		0	+			H	 	0	+	0	+	·
		_		Ш		Ш					Ц.,		ـــــــــــــــــــــــــــــــــــــــ	<u>l</u> i	_]	Ш		Ш		J
ω ~	E E			•	•					٠									•	
~																				
for Ports 7 &	Action A	Action	,								•									
atterns for Ports 7 &	P7 Hex			00	54		00	65	00	26		00			00	58		00	69	
3it Patterns for Ports 7 &	L			00 0	0 54		00 0	1 65	00	0 56		00	1 67		00	0 58		00 0	1 69	
nal Bit Patterns for Ports 7 &	P7 Hex	Code																		
itional Bit Patterns for Ports 7 &	P7 Hex	0 Code		0	0		0	-	0	0		0	-		0	0		0	-	
Additional Bit Patterns for Ports 7 &	L	1 0 Code		0	0		0	0	0	1		0	-		0	0		0	1-	
Additional Bit Patterns for Ports 7 & 8	- Module 3 P7 Hex	2 1 0 Code		0 0	1 0		0 0	0 1	0 0 0	1 1 0		0 0	-		0 0	0 0 0		0 0	0 0	
Additional Bit Patterns for Ports 7 &	- Module 3 P7 Hex	3 2 1 0 Code		0 0 0	1 0		0 0 0	0 1 0	0 0 0	1 1 0		0 0 0	1 1 1		0 0 0	0 0 0		0 0 0	1 0 0 1	
Additional Bit Patterns for Ports 7 &	- Module 3 P7 Hex	4 3 2 1 0 Code		0 0 0 0	1 0 1		0 0 0	0 1 0 1	0 0 0 0	1 0 1 1 0		0 0 0 0	0 0 1 1 1		0 0 0 0	1 1 0 0 0		0 0 0 0	1 0 0 1	
Additional Bit Patterns for Ports 7 &	Module 3 P7 Hex	5 4 3 2 1 0 Code		0 0 0 0 0	0 1 0 0		0 0 0 0	1 0 0 1	0 0 0 0 0	0 1 0 1 1		0 0 0 0	1 0 0 1 1 1 1		0 0 0 0	1 1 0 0 0		0 0 0 0 0	1 0 1 0 0 1	